EETOP 创芯网论坛 (原名：电子顶级开发网)»论坛 › IC 设计及制造（半导体、微电子）› 数字IC设计【ASIC|IC前端|FPGA】› 数字IC设计资料(IC前端|FPGA|ASIC)

数字IC设计资料(IC前端|FPGA|ASIC) 今日: 0|主题: 26426|排名: 2

版主: dlb05061131, xinu2009, buley, pengyongche, tangyutao

1 ... 7 8 9 101112 13 14 15 ... 756 / 756 页下一页

新窗全部主题最新热门热帖精华更多 \| 显示置顶		作者	回复/查看	最后发表


[资料] RTL Modeling with SystemVerilog for Simulation and Synthesis ...2 3 4 5 6..40	空白MAX 2020-11-27	39465737	im.leo 2025-4-1 16:40
[资料] 深入浅出SSD 第二版 (SSDFans 等) @2023 ...2 3 4	2046 2024-12-4	392661	im.leo 2025-4-1 16:37
[资料] 2014spyglass CDC 培训讲义 ...2 3 4 5 6..36	aurora9325 2014-4-24	35681095	lssyhw 2025-4-1 15:39
[求助] 求一份DC、PT、Formality 2018的下载连接 - [已解决]	wsyenter2 2023-2-13	53185	xyx_xt 2025-4-1 14:21
[资料] FPGA-based Implementation of Signal Processing Systems ...2	CerberusX 2022-6-27	154012	i_test 2025-4-1 12:32
[资料] Practical Guide for Simulation and FPGA Implementation of Digital Design @2022 ...2 3	2046 2022-10-26	235078	i_test 2025-4-1 12:29
[原创] FPGA-BASED Hardware Accelerators.springer.2019 ...2 3 4	wuende 2020-9-7	3711237	im.leo 2025-4-1 11:44
[资料] 《FPGAs for Software Programmers》英文电子版 ...2	pwang7 2023-3-26	172835	im.leo 2025-4-1 11:43
剑桥大学2008新书：Distributed Computing: Principles, Algorithms, and Systems ...2 3 4 5 6	lotusky 2008-5-14	508492	im.leo 2025-4-1 11:42
[资料] 【Springer-2016】Logic Synthesis for FPGA-Based Finite State Machines ...2 3 4 5 6	hsh22 2016-2-18	5214672	i_test 2025-4-1 11:36
[原创] 【xilinx EDK】Embedded Systems Design with Platform FPGAs(英文原版) ...2 3 4 5 6..7	liaomateng 2012-3-19	6819744	i_test 2025-4-1 11:30
[资料] Verilog Quick Reference Card	flamingo123 2025-4-1	3307	Ralphjh 2025-4-1 11:25
[资料] Sysnopsys 经典教程总结(本人搜集了2个月的资料，共享给大家) ...2 3 4 5 6	newmsgcom 2011-2-28	5413711	easyma 2025-4-1 10:41
[资料] 经典实用的时序分析和时钟方面的书籍 ...2 3 4 5 6..8	hustcer 2011-4-18	7017657	xgchang 2025-4-1 10:11
[资料] 【电子书】Digital Integrated Circuit Design Using Verilog and Systemverilog ...2 3 4 5 6..60	空白MAX 2020-11-29	59785417	wuyuchenquzhe 2025-4-1 09:32
LeonardoSpectrum LS2005a_82的用户手册 ...2 3 4	guohm 2007-9-25	329447	cyberwillis 2025-4-1 05:43
[资料] 百度网盘：ISE 14.6+Modelsim 10.2c+Crack ...2 3 4 5 6..13	manadar 2013-10-23	12259270	lmyyjx 2025-3-31 19:26
[资料] TCL资料共享，Tcl/Tk入门经典，ActiveState TCL 8.6.4 ...2 3 4	老阮 2015-8-13	3912283	issac7 2025-3-31 16:24
[资料] xilinx ISE14.7 licence ...2 3 4	yudayu 2014-8-19	3211567	davie_huang 2025-3-31 15:42
[讨论] 关于使用synopsys CoreTools 一些经验 ...2 3 4 5	forestimber 2014-12-12	4838419	jacksonzh 2025-3-31 15:19
[资料] 延迟锁相环DLL设计介绍(内含参考电路) ...2 3 4 5 6..15	icbbs 2011-4-3	14751384	鹅鹅ee 2025-3-31 11:15
[原创] 仲裁器设计文档资料大集合（第一波） ...2 3 4	rvisk 2011-4-24	3210253	justicelin 2025-3-31 09:32
[资料] ARM最新一致性总线CMN S3 TRM ...2	liuyiqingfeng 2025-2-9	10878	goodluckming 2025-3-31 06:25
[资料] EDA工具的英文资料 ...2 3 4 5 6..47	烟花一时 2023-7-26	46025055	501xyz501 2025-3-31 00:42
[资料] RTL Design Style Guide for Verilog HDL ...2 3 4 5 6..15	winever 2014-3-10	14040431	zhb9103 2025-3-30 18:22
[资料] 【Ebook 2016】Sequential Logic and Verilog HDL Fundamentals ...2 3 4 5	hsh22 2018-9-5	408808	zhb9103 2025-3-30 17:31
[资料] dwc_ucie_1ts4_tsmc3eff12_ns_databook ...2	fengchuibuluo 2024-9-18	151716	captainzgf 2025-3-30 17:07
Principles of Verifiable RTL Design.2nd.Edition.pdf ...2 3	wadezhu 2009-5-1	246842	zhb9103 2025-3-30 12:59
Principles of Asynchronous Circuit Design ...2	whxd123 2009-10-6	124258	zhb9103 2025-3-30 12:53
[资料] 基于verilog的单周期和多周期CPU设计	齐天大胜 2025-3-28	1383	齐天大胜 2025-3-30 00:25
[资料] 修煉神功健步如飛的密技通信中數字信號處理英文秘笈 ...2	eisbergeisberg 2022-12-10	164668	仗剑走world 2025-3-29 21:15
集成电路设计流程ppt ...2 3 4 5 6..16	lyyao 2007-3-24	15423313	fccnuaa 2025-3-29 20:02
[求助] 求EDA软件下载	xyx_xt 2025-3-29	0228	xyx_xt 2025-3-29 15:12
[资料] VLSI数字信号处理系统：设计与实现【中文版】[K.Parhi著]+讲解教程(中文) ...2 3 4 5 6..32	dashanwuxue 2011-3-22	31986836	im.leo 2025-3-29 13:31
[原创] AI加速器架构设计与实现. (甄建勇) ...2 3 4	白无常 2025-2-5	322084	羽墨云烟 2025-3-29 12:07

1 ... 7 8 9 101112 13 14 15 ... 756 / 756 页下一页

返回发新帖

账号		自动登录	找回密码
密码			注册

数字IC设计资料(IC前端|FPGA|ASIC) 今日: 0|主题: 26426|排名: 2

快速发帖

浏览过的版块