EETOP 创芯网论坛 (原名：电子顶级开发网)»论坛 › IC 设计及制造（半导体、微电子） › 数字IC设计【ASIC|IC前端|FPGA】 › 数字IC设计资料(IC前端|FPGA|ASIC) › Practical Guide to Simulation & Synthesis in Verilog

1 234 5 6 / 6 页下一页

楼主: sfengyu

Practical Guide to Simulation & Synthesis in Verilog

[复制链接]

hydrade

发表于 2006-3-4 14:44:38 | 显示全部楼层

Practical Guide to Simulation & Synthesis in Verilog

好人啊`~

回复支持反对

quan228228

发表于 2006-3-6 10:19:32 | 显示全部楼层

Practical Guide to Simulation & Synthesis in Verilog

thanks

回复支持反对

caiwenming

发表于 2006-3-21 19:34:45 | 显示全部楼层

Practical Guide to Simulation & Synthesis in Verilog

正有這一方面需要

回复支持反对

bravoxoboy

发表于 2006-3-24 13:27:19 | 显示全部楼层

Practical Guide to Simulation & Synthesis in Verilog

好文章.

回复支持反对

chamot

发表于 2006-4-16 23:37:09 | 显示全部楼层

Practical Guide to Simulation & Synthesis in Verilog

顶了

回复支持反对

arbu

发表于 2006-6-1 09:40:14 | 显示全部楼层

Practical Guide to Simulation & Synthesis in Verilog

一个好人啊

回复支持反对

改行

发表于 2006-6-2 12:47:09 | 显示全部楼层

Practical Guide to Simulation & Synthesis in Verilog

谢谢！

回复支持反对

ddxx

发表于 2006-6-4 18:52:00 | 显示全部楼层

Practical Guide to Simulation & Synthesis in Verilog

谢谢了

回复支持反对

cnlmguo

发表于 2006-6-15 16:02:14 | 显示全部楼层

Practical Guide to Simulation & Synthesis in Verilog

真的非常感谢

回复支持反对

rtm

发表于 2006-6-15 21:10:30 | 显示全部楼层

Practical Guide to Simulation & Synthesis in Verilog

谢谢，下来看看先

回复支持反对

1 234 5 6 / 6 页下一页

返回列表发新帖

账号		自动登录	找回密码
密码			注册

Practical Guide to Simulation & Synthesis in Verilog

Practical Guide to Simulation & Synthesis in Verilog

Practical Guide to Simulation & Synthesis in Verilog

Practical Guide to Simulation & Synthesis in Verilog

Practical Guide to Simulation & Synthesis in Verilog

Practical Guide to Simulation & Synthesis in Verilog

Practical Guide to Simulation & Synthesis in Verilog

Practical Guide to Simulation & Synthesis in Verilog

Practical Guide to Simulation & Synthesis in Verilog

Practical Guide to Simulation & Synthesis in Verilog

Practical Guide to Simulation & Synthesis in Verilog

浏览过的版块