EETOP 创芯网论坛 (原名：电子顶级开发网)»论坛 › IC 设计及制造（半导体、微电子） › 数字IC设计【ASIC|IC前端|FPGA】 › 数字IC设计资料(IC前端|FPGA|ASIC) › Practical Guide to Simulation & Synthesis in Verilog

123 4 5 6 / 6 页下一页

楼主: sfengyu

Practical Guide to Simulation & Synthesis in Verilog

[复制链接]

tianshan1

发表于 2005-12-27 17:56:11 | 显示全部楼层

Practical Guide to Simulation & Synthesis in Verilog

赞一个，好人

回复支持反对

kaize03

发表于 2006-1-7 20:43:39 | 显示全部楼层

Practical Guide to Simulation & Synthesis in Verilog

谢谢了，不错东西

回复支持反对

foy

发表于 2006-1-8 00:27:09 | 显示全部楼层

Practical Guide to Simulation & Synthesis in Verilog

谢谢了，不错东西

回复支持反对

naomang

发表于 2006-1-15 11:39:01 | 显示全部楼层

Practical Guide to Simulation & Synthesis in Verilog

革命敬礼

回复支持反对

totuwei

发表于 2006-2-6 14:41:54 | 显示全部楼层

Practical Guide to Simulation & Synthesis in Verilog

谢谢了，不错东西

回复支持反对

xuanxuan

发表于 2006-2-8 09:57:09 | 显示全部楼层

Practical Guide to Simulation & Synthesis in Verilog

ding yi xia

回复支持反对

北方风云

发表于 2006-2-8 20:56:57 | 显示全部楼层

Practical Guide to Simulation & Synthesis in Verilog

so nice guy

回复支持反对

daoyue

发表于 2006-2-9 14:17:00 | 显示全部楼层

Practical Guide to Simulation & Synthesis in Verilog

谢谢

回复支持反对

xuanxuan

发表于 2006-3-2 14:10:08 | 显示全部楼层

Practical Guide to Simulation & Synthesis in Verilog

kankan

回复支持反对

holds325

发表于 2006-3-3 13:15:19 | 显示全部楼层

Practical Guide to Simulation & Synthesis in Verilog

谢了，顶一个！

回复支持反对

123 4 5 6 / 6 页下一页

返回列表发新帖

账号		自动登录	找回密码
密码			注册

Practical Guide to Simulation & Synthesis in Verilog

Practical Guide to Simulation & Synthesis in Verilog

Practical Guide to Simulation & Synthesis in Verilog

Practical Guide to Simulation & Synthesis in Verilog

Practical Guide to Simulation & Synthesis in Verilog

Practical Guide to Simulation & Synthesis in Verilog

Practical Guide to Simulation & Synthesis in Verilog

Practical Guide to Simulation & Synthesis in Verilog

Practical Guide to Simulation & Synthesis in Verilog

Practical Guide to Simulation & Synthesis in Verilog

Practical Guide to Simulation & Synthesis in Verilog

浏览过的版块