在线咨询 切换到宽版
eetop公众号 创芯大讲堂 创芯人才网

 找回密码
 注册

手机号码,快捷登录

手机号码,快捷登录

搜帖子
楼主: pengpwn

[资料] SPI同步总线接口的VHDL/Verilog代码实现,强力推荐

[复制链接]
发表于 2011-9-9 11:56:26 | 显示全部楼层
have a look
发表于 2011-10-30 12:02:51 | 显示全部楼层
The VSPI core implements an SPI interface compatible with the many
serial EEPROMs, and microcontrollers. The VSPI core is typically used
as an SPI master, but it can be configured as an SPI slave as well.

The SPI bus is a 3 wire bus that in effect links a serial shift
register between the "master" and the "slave". Typically both the
master and slave have an 8 bit shift register so the combined
register is 16 bits. When an SPI transfer takes place, the master and
slave shift their shift registers 8 bits and thus exchange their 8
bit register values.
发表于 2011-11-1 11:20:24 | 显示全部楼层
灰常感谢!
发表于 2011-11-13 10:53:09 | 显示全部楼层
Thanks!
发表于 2011-11-16 11:40:58 | 显示全部楼层
最近看这个看的头都大了

晕那
发表于 2011-12-13 11:15:32 | 显示全部楼层
Thanks
发表于 2011-12-19 22:37:22 | 显示全部楼层
xiexiefenxiang
发表于 2011-12-28 22:18:06 | 显示全部楼层
谢谢!
发表于 2011-12-30 15:02:01 | 显示全部楼层
多谢分享
发表于 2012-1-6 00:53:19 | 显示全部楼层
参考一下【]
您需要登录后才可以回帖 登录 | 注册

本版积分规则

手机版| 小黑屋| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-5-29 14:25 , Processed in 0.140629 second(s), 2 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表