在线咨询 切换到宽版
eetop公众号 创芯大讲堂 创芯人才网

 找回密码
 注册

手机号码,快捷登录

手机号码,快捷登录

搜帖子
查看: 1470|回复: 2

[求助] Calibre LVS Error (Verilog netlisit-GDS Layout)

[复制链接]
发表于 2019-10-8 15:17:53 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

×
Hi, I import a gds2 layout from Innovus to virtuoso (the layout import properly and DRC is Clean). I want to run LVS on this layout with the Verilog netlist (saved in Innovus). I set the v2lvs command parameter carefully and include the StdCell CDL library. LVS run but the result is incorrect. the fill cap cell exists in layout but don't exist in Verilog netlist and exists som incorrect NET. I very try to fix the problem but I can not. please help me. thank you.
发表于 2019-10-21 13:03:54 | 显示全部楼层
Query the fill cap cell is or not in the Verilog netlist
 楼主| 发表于 2019-10-21 14:34:53 | 显示全部楼层


   
hdch121212 发表于 2019-10-21 13:03
Query the fill cap cell is or not in the Verilog netlist


thank you for your help... how could I resolve it?
您需要登录后才可以回帖 登录 | 注册

本版积分规则

手机版| 小黑屋| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-5-28 23:04 , Processed in 0.051891 second(s), 4 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表