德州农工大学 Jose Silva-Martinez 2016 发表 JSSC 的文章合集,据说最近有在招学生。 Power Amplifier
A 35 dBm Output Power and 38 dB Linear Gain PA With 44.9% Peak PAE at 1.9 GHz in 40 nm CMOS JSSC1.pdf(1.84 MB , 下载次数:
33 )
2017-2-7 15:00 上传
点击文件名下载附件
JSSC1
Delta-Sigma ADC
A 4 Bit Continuous-Time ΣΔ Modulator With Fully Digital Quantization Noise Reduction Algorithm Employing a 7 Bit Quantizer JSSC2.pdf(3.28 MB , 下载次数:
32 )
2017-2-7 15:02 上传
点击文件名下载附件
JSSC2
A 43-mW MASH 2-2 CT ΣΔ Modulator Attaining 74.4/75.8/76.8 dB of SNDR/SNR/DR and 50 MHz of BW in 40-nm CMOS JSSC3.pdf(4.92 MB , 下载次数:
30 )
2017-2-7 15:05 上传
点击文件名下载附件
JSSC3
A 75-MHz Continuous-Time Sigma-Delta Modulator Employing a Broadband Low-Power Highly Efficient Common-Gate Summing Stage JSSC4.pdf(2.15 MB , 下载次数:
29 )