在线咨询 切换到宽版
eetop公众号 创芯大讲堂 创芯人才网

 找回密码
 注册

手机号码,快捷登录

手机号码,快捷登录

搜帖子
查看: 2096|回复: 1

[招聘] “浦东国企+ ASIC Backend Design Engineer”

[复制链接]
发表于 2016-6-21 17:44:32 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

×

公司:浦东大型国企

地点:浦东张江

产品:Design Service

欢迎咨询:chloe-zhang@kthr.com;微信号:13916933764


PositionASIC Backend Design Engineer –SH

Responsibilities:

1.
Responsible for developing digital designs with emphasis on backend, including Floor-plan, power planning, Place, CTS and Route.

2.
Work with Front-end designers to optimize timing/area/power of the design implementation and perform static timing analysis.

3.
Optimization and Verification of layout for tape-out (including RC extraction, ECO, DRC, LVS).

4.
Power IR drop analysis and optimization, area and parasitic layout optimization, chip size optimization.

5.
Static Timing analysis (Prime Time) and setup/hold fix.

6.
Formal Verification for equivalence checking (Formality).

7.
Generation of fill structures according to technology requirements.

Requirements:

1.
2-4 years experience in backend design flow (APR) with proven SOC tape-out experience.

2.
Experienced in Synopsys/Cadence automatically physical implementation tools and flows (IC-Compiler/ Astro / SOC-Encounter/ Milky-way/ Star-RCX) is a plus.

3.
Experience with one or more scripting languages (Perl, TCL, or Shell) to make reusable automatically flow is a plus.

4.
Experience and knowledge about FE design (RTL code, flow) and verification is a plus.

5.
Good analytical and debugging skills.

6.
Good command of English.

发表于 2018-2-21 13:45:16 | 显示全部楼层
Hmm. Will think of it.
您需要登录后才可以回帖 登录 | 注册

本版积分规则

手机版| 小黑屋| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-5-28 14:14 , Processed in 0.114905 second(s), 5 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表