在线咨询 切换到宽版
eetop公众号 创芯大讲堂 创芯人才网

 找回密码
 注册

手机号码,快捷登录

手机号码,快捷登录

搜帖子
查看: 1584|回复: 2

[招聘] ADI上海招digital verification engineer[senior]

[复制链接]
发表于 2016-5-10 15:09:33 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

×
RT, 有意联系 ericjun.liu@analog.com
 楼主| 发表于 2016-5-11 10:58:48 | 显示全部楼层
JD:

Primary Location
: CHN-Shanghai-Shanghai





Description


Participate in developing highly integrated, high performance and high precision ASSPs for industrial, communication and healthcare markets.

Responsible for digital verification architecture and testbench design by using advanced verification methodologies.

Developing verification automation scripts to improve verification efficiency.

Developing and implementing the test suites, functional coverage, assertions and other metrics to track progress and completeness of verification effort.

Analyzing and debugging the design issues

Working closely with designers to guarantee first pass silicon success






Qualifications

MSEE in EE related majors.

Experiences on digital circuit design with Verilog  

System Verilog and/or UVM are a strong plus.

Excellent problem solving skills

Good initiative and motivation in a challenging environment

Strong communication skills

The ability to work well in a team environment and share knowledge and expertise

Good spoken and written English
 楼主| 发表于 2016-5-11 10:59:33 | 显示全部楼层
JD:

Primary Location
: CHN-Shanghai-Shanghai





Description


Participate in developing highly integrated, high performance and high precision ASSPs for industrial, communication and healthcare markets.

Responsible for digital verification architecture and testbench design by using advanced verification methodologies.

Developing verification automation scripts to improve verification efficiency.

Developing and implementing the test suites, functional coverage, assertions and other metrics to track progress and completeness of verification effort.

Analyzing and debugging the design issues

Working closely with designers to guarantee first pass silicon success






Qualifications

MSEE in EE related majors.

Experiences on digital circuit design with Verilog  

System Verilog and/or UVM are a strong plus.

Excellent problem solving skills

Good initiative and motivation in a challenging environment

Strong communication skills

The ability to work well in a team environment and share knowledge and expertise

Good spoken and written English
您需要登录后才可以回帖 登录 | 注册

本版积分规则

手机版| 小黑屋| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-5-25 03:24 , Processed in 0.134104 second(s), 6 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表