Digitizing high speed signals to a high resolution requires careful selection of a clock that will not compromise the sampling performance of the Analog to Digital Converter (ADC). In this article we hope to give the reader a bet- ter understanding of clock jitter and how it affects the performance of the high speed ADC Understanding the Effect of Clock Jitter on High Speed ADCs.pdf(107.62 KB , 下载次数:
255 )