IC Compiler 1 Student & Lab Guide 2010.12（可搜寻 PDF）

ALUOp

IC Compiler 1 Student & Lab Guide 2010.12（可搜寻 PDF）

At the end of this workshop you should be able to use IC Compiler to:

• Perform data setup, which includes loading required synthesis and physical data, creating a Milkyway design library, and applying common timing and optimization controls
• Create a non-hierarchical chip-level floorplan that will be routable and will achieve timing closure
• Perform placement and related optimizations to minimize timing violations, congestion, and power
• Analyze congestion maps and timing reports
• Perform pre-CTS power optimization
• Perform clock tree synthesis
• Analyze clock and timing results post-CTS
• Route the clock nets
• Execute a Zroute-based signal routing flow, with concurrent via doubling and antenna fixing
• Analyze and fix physical DRC and LVS violations
• Perform functional ECOs
• Perform chip finishing steps
• Generate output files required for final validation/verification

另外还有：
SystemVerilog Verification UVM 1.1 Student & Lab Guide 2011.12（可搜寻 PDF）
SystemVerilog Testbench Student & Lab Guide 2011.12（可搜寻 PDF）
Design Compiler 1 Student & Lab Guide 2012.06 （可搜寻 PDF）
IC Compiler 1 Student & Lab Guide 2010.12 （可搜寻 PDF）
IC Compiler 2 CTS Student & Lab Guide 2010.03 （可搜寻 PDF）

risccpu

very good, thanks!

pupukid

new ?

pupukid

IT's new

jhzhang

Thank you for share

yuanpin318

谢谢你的分享

cmosa

感谢分享，非常好的资料

lodestar6666

3xxxxxxxxx

snazzy

Dude
Thanks for sharing the wonderful docs on IC Compiler lab guide

Thanks a lot

snazzy

Thanks for sharing the docs
Thanks a lot