在线咨询 切换到宽版
eetop公众号 创芯大讲堂 创芯人才网

 找回密码
 注册

手机号码,快捷登录

手机号码,快捷登录

搜帖子
查看: 2773|回复: 3

[招聘] AMD-BJ“ASIC Engineer for Chip Integration”

[复制链接]
发表于 2011-7-28 12:00:01 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

×
AMD是一家专注于微处理器设计和生产的跨国公司,总部位于美国加州硅谷内森尼韦尔。AMD为电脑、通信及消费电子市场供应各种集成电路产品,其中包括中央处理器、图形处理器、闪存、芯片组以及其他半导体技术。
简历发送至:glen-china@qq.com
请在发送简历时按以下格式命名邮件标题(应聘岗位+姓名+现任职位),谢谢合作。
--------------------------------------

Responsibility:
•        Integrate functional IPs into SoC per architectural requirement.
•        Develop RTL code for macro blocks in Verilog HDL and make sure functional correct and reusable for different configuration.
•        Participate in making functional/technology based chip targets in timing, area, power. Develop timing constraint, power intent spec accordingly.
•        Synthesis and deliver qualified netlist, cowork with PD to settle chip floorplan and achieve timing closure.

Requirement:
•        major in EE, CS or related, Master Degree with 3+ years or Bachelor with 5+ years working experiences in ASIC Company.  
•        familiar with one or more ASIC flows (logic synthesis, STA, formality check, Design for Power ) and usage of related EDA tools.
•        Familiar with script languages ((tcl, perl etc.) in unix/linux.
•        Good written and spoken English.
•        Good communication skills and be able to work both independently and in a team.
 楼主| 发表于 2011-8-1 09:40:36 | 显示全部楼层
顶一个!
 楼主| 发表于 2011-8-1 09:41:27 | 显示全部楼层
顶一个!
 楼主| 发表于 2011-8-8 09:49:24 | 显示全部楼层
周一,继续
顶顶!
您需要登录后才可以回帖 登录 | 注册

本版积分规则

手机版| 小黑屋| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-5-28 14:21 , Processed in 0.115345 second(s), 5 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表