在线咨询 切换到宽版
eetop公众号 创芯大讲堂 创芯人才网

 找回密码
 注册

手机号码,快捷登录

手机号码,快捷登录

搜帖子
查看: 2941|回复: 1

[求助] 请问下这是什么错误?谢谢~~~

[复制链接]
发表于 2009-12-30 17:36:06 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

×
ERROR : Place:1063 - The delay controller "U_pp/top0/DATA_PATH_0/TAPLOGIC_0/IDELAYCTRL1" has been locked with the following location constraint: COMP "U_pp/top0/DATA_PATH_0/TAPLOGIC_0/IDELAYCTRL1" LOCATE = SITE "IDELAYCTRL_X2Y6" LEVEL 1 However, none of the delay elements calibrated by this controller are being used. The delay controller should be removed from the design and the net "U_pp/top0/DATA_PATH_0/TAPLOGIC_0/idelay_ctrl_rdy1" should be connected to GLOBAL_LOGIC_1. Please correct your design and rerun. 意思是说我虽然约束了IDELAYCTRL,但是在设计中却没有使用么?
发表于 2009-12-31 17:16:42 | 显示全部楼层
It looks like you are using FPGA.

The message says your "delay" element is no use.
Tool suggests you to remove that element and rerun
again.
回复 支持 反对

使用道具 举报

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

X

手机版| 小黑屋| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-7-10 15:14 , Processed in 0.044427 second(s), 10 queries , Gzip On, MemCached On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表